Memory architecture describes the methods used to implement electronic computer data storage in a manner that is a combination of the fastest, most reliable, most durable, and least expensive way to store and retrieve information. Depending on the specific application, a compromise of one of these requirements may be necessary in order to improve another requirement. Memory architecture also explains how binary digits are converted into electric signals and then stored in the memory cells. And also the structure of a memory cell.
Array Architecture.2n words of 2m bits each. If n m, fold by 2k into fewer rows of more columns. Good regularity – easy to design. Very high density if good cells are used row decoder column decoder n n-k k 2m bits column circuitry bitline conditioning memory cells: 2n-k rows x 2m+k columns bitlines wordlines. The Parallel Computing Memory Architecture. In this video we'll learn about Flynn's taxonomy which includes, SISD, MISD, SIMD, and MIMD. We'll now take a look at the parallel computing memory architecture. Based on the number of instructions and data that can be processed simultaneously, computer systems are classified into four categories.
Basic Memory Structures. The basic memory structures associated with Oracle Database include: System global area (SGA) The SGA is a group of shared memory structures, known as SGA components, that contain data and control information for one Oracle Database instance. Main Memory Main memory vs CPU cache Main memory Dynamic RAM (DRAM) Slower access, ˇ100 ns Low cost, high capacity CPU cache Static RAM (SRAM) Very fast access.
For example, dynamic memory is commonly used for primary data storage due to its fast access speed. However dynamic memory must be repeatedly refreshed with a surge of current millions of time per second, or the stored data will decay and be lost. Flash memory allows for long-term storage over a period of years, but it is much slower than dynamic memory, and the static memory storage cells wear out with frequent use.
Similarly, the data bus is often designed to suit specific needs such as serial or parallel data access, and the memory may be designed to provide for parity error detection or even error correction in expensive business systems.
See also[edit]
- Cache-only memory architecture (COMA)
- Distributed shared memory (DSM)
- High memory area (HMA)
- Non-uniform memory access (NUMA)
- Shared memory architecture (SMA)
- Uniform memory access (UMA)
Distributed Memory Architecture Pdf
Memory Hierarchy In Computer Architecture Pdf
Retrieved from 'https://en.wikipedia.org/w/index.php?title=Memory_architecture&oldid=919042944'